

FIG. 1




FIG. 2





FIG. 3

FIG. 4

TCRX	TCSR			DESCRIPTION
BIT 5	BIT 2	BIT 1	BIT 0	
CKSX	CKS 2	CKS 1	CKS 0	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
1	0	0	0	CLOCK INPUT INHIBIT
1	0	0	1	COUNT IN $\phi / 2,048$
1	0	1	0	COUNT IN $\phi / 4,096$
1	0	1	1	COUNT IN $\phi / 8,192$
1	1	0	0	COUNT IN A COMPARE MATCH
—	1	0	1	
—	1	1	0	
—	1	1	1	

FIG. 5

TCRY	TCSR			DESCRIPTION
	BIT 2	BIT 1	BIT 0	
BIT 4				
CKSY	CKS 2	CKS 1	CKS 0	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
1	0	0	0	CLOCK INPUT INHIBIT
1	0	0	1	COUNT IN $\phi / 4,096$
1	0	1	0	COUNT IN $\phi / 8,192$
1	0	1	1	COUNT IN $\phi / 16,384$
1	1	0	0	COUNT IN AN OVERFLOW
—	1	0	1	
—	1	1	0	
—	1	1	1	

FIG. 6





FIG. 7

FIG. 8

BIT	BIT NAME	INITIAL VALUE	R/W	DESCRIPTION
7	PWCKX1B	0	R/W	PWMX_1 CLOCK SELECT WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)
6	PWCKX1A	0	R/W	
5	PWCKX0B	0	R/W	PWMX_0 CLOCK SELECT WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)
4	PWCKX0A	0	R/W	
3	PWCKX1C	0	R/W	PWMX_1 CLOCK SELECT WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)
2				
1				
0	PWCKX0C	0	R/W	PWMX_0 CLOCK SELECT WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)

FIG. 9

PWCKX0C PWCKX1C	PWCKX0B PWCKX1B	PWCKX0A PWCKX1A	RESOLUTION(T)
0	0	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 2
0	0	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 64
0	1	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 128
0	1	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 256
1	0	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 1,024
1	0	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 4,096
1	1	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 16,384
1	1	1	SETTING INHIBIT

FIG. 10

BIT	BIT NAME	DESCRIPTION
15	DA13	<p>OUTPUT WAVEFORM SETTING (REFER TO FIG. 11)</p>
14	DA12	
13	DA11	
12	DA10	
11	DA9	
10	DA8	
9	DA7	
8	DA6	
7	DA5	
6	DA4	
5	DA3	
4	DA2	
3	DA1	
2	DA0	
1	CFS	<p>• R/W CARRIER FREQUENCY SELECT</p> <p>0: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 64 THE RANGE OF THE VALUES OF DA0 TO DA13 IS H'0100 TO H'3FFF</p> <p>1: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 256 THE RANGE OF THE VALUES OF DA0 TO DA13 IS H'0040 TO H'3FFF</p>
0	—	RESERVED BIT

FIG. 11

RESOLUTION T (μ s)	CONVERSION CYCLE (μ s)	DADRA,B (DA13~DA0)	LOW WIDTH (μ s)	HIGH WIDTH (μ s)
0.1	1638.4	H'0000	0.1	1638.3
		:	:	:
		:	:	:
		H'1000	409.6	1228.7
		:	:	:
		:	:	:
		H'3FFF	1638.3	0.1

FIG. 12